

EXACT SYNTHESIS OF INTERSTAGE MATCHING NETWORKS
FOR BROADBAND MICROWAVE GaAs FET AMPLIFIERS*

Walter H. Kut
Department of Electrical Engineering
U.S. Naval Postgraduate School
Monterey, CA 93940

Abstract

The exact synthesis of distributed interstage matching networks for broadband microwave GaAs FET amplifiers is presented. The results presented are based on distributed models of the FET and the design is exact for both maximally-flat and equiripple tapered-magnitude gain characteristics with arbitrary gain slopes.

Introduction

The design of interstage matching networks for broadband microwave GaAs FET amplifiers requires the synthesis of broadband matching networks which will provide 1) compensation for the prescribed gain slope of the transistors, 2) broadband matching to equalize the simultaneous reactive constraints of the transistors, and 3) broadband impedance transformation without transformer. For the interstage matching networks, it is necessary to distribute the zeroes of the reflection coefficients to satisfy the simultaneous reactive constraints imposed by the FETs. In addition, for the design of microwave broadband GaAs FET amplifiers, it is highly desirable to use synthesis techniques directly in the distributed domain. For bandwidth of an octave or above, the conversion of lumped element prototype design to transmission-line realization will often alter drastically the characteristics of the original design.

Based on the distributed models of the GaAs FETs, the exact synthesis of distributed matching networks for broadband microwave GaAs FET amplifiers is presented. The distributed matching networks to be considered in this paper are commensurate transmission-line networks with an arbitrary number of cascade lines and open- and short-circuited stubs. The work reported in this paper can be considered as extensions and generalizations of several previous contributions on the design of broadband transistor amplifiers.

Broadband Cascaded GaAs FET Amplifiers

The basic two-stage broadband cascaded GaAs FET amplifier configuration is shown in Figure 1. Two of these amplifier modules can be combined by quadrature hybrids to obtain a high-gain and well matched FET amplifier as shown in Figure 2.

For the single-stage amplifier, it is assumed that the transistor is unilateral. For the design of the interstage matching networks, it has been found that this assumption will lead to unacceptable gain variation in the passband. We have used the techniques of remodeling the equivalent circuits to take into account the effects of the nonzero s_{12} of the FETs.

*This work was supported by Air Force Rome Air Development Center under RADC Contract No. AF30602-75-0121 (RADC/ET) and Naval Electronic Systems Command (NAVELEX).

+Currently on sabbatic leave from the School of Electrical Engineering, Cornell University, Ithaca, NY 14853.

The distributed equivalent circuits for a microwave GaAs FET input and output models are presented in Fig. 3. Based on the measured scattering parameters of the FET, the distributed equivalent circuits are derived. To illustrate this procedure, consider a 1 μ -gate GaAs FET discussed by Liechti and Tillman. The input equivalent circuit is given by Figure 3(a) with the element values of $Z_1 = 21.998\Omega$ for $\ell = \lambda/8$ at 14GHz and $R_1 = 9.704\Omega$. The output equivalent circuit is given by Figure 3(b) with the element values of $Z_2 = 148.34\Omega$ for $\ell = \lambda/8$ at 14GHz and $R_2 = 501.6\Omega$. These element values are derived using s_{11} and s_{22} for the octave band from 7GHz to 14 GHz and will be modified later to account for s_{12} .

The optimum gain-bandwidth limitations for distributed matching networks have been derived. These ideal limitations can be used to determine the distribution of gain slopes among the input, output, and the interstage matching networks. For the FET under consideration, an ideal zero slope input network requires a flat loss of 0.66 dB while a flat loss of 0.19 dB would be required for an ideal zero slope output matching network. For the interstage matching network, simultaneous reactive constraints must be satisfied for a given gain slope. In addition, it must provide broadband impedance transformation.

The basic structure of the distributed matching networks is an arbitrary cascade of unit elements (UE's) and commensurate open- or short-circuited series and shunt stubs. The gain function of this general class of distributed networks in terms of the Richards' transformation variable Ω is given by

$$G_M(\Omega^2) = \frac{K\Omega^{2m}(1+\Omega^2)^q}{P_n(\Omega^2)} = \frac{Kx^m(1+x)^q}{P_n(x)} \quad (1)$$

where

$$\Omega = \tan \omega \tau \quad (2)$$

τ = delay length of the commensurate lines

$$x = \Omega^2$$

m = number of high-pass sections

q = number of cascade UEs

K = gain constant

In (1), $P_n(x)$ is an n th-order polynomial which will be derived to provide an maximally-flat or equiripple approximation to the ideal tapered-magnitude gain function for the distributed case given by

$$G_I(x) = \left\{ \frac{1}{\omega_h \tau} \tan^{-1} \sqrt{x} \right\}^{2\alpha} \quad (3)$$

where α is the gain taper parameter and ω_h is the radian frequency at the high end of the frequency band. Note that (3) is the ideal gain taper characteristic in the real frequency variable ω . Since commensurate transmission line networks are periodic, for the tapered-magnitude gain functions, the line length must be strictly less than quarter-wavelength at ω_h . The ideal tapered gain characteristic and frequency variables for distributed matching networks are shown in Figure 4.

Two typical interstage matching networks are presented in Figures 5 and 6. For the configuration shown in Figure 5, $N = 6$, $N_L = 2$, $N_H = 2$, and $N_C = 2$ and for the network in Figure 6, $N_L = 1$, $N_H = 2$, and $N_C = 3$.

To illustrate the explicit results for an equiripple matching network with a gain slope of 8 dB/octave, consider the circuit in Figure 5 for an octave bandwidth with a gain reduction of 0.5 dB. The element values are given by

$$\begin{aligned} Z_{01} &= 8.4117, Z_{02} = 15.3948, Z_{03} = 1.4144, \\ Z_{04} &= 4.1631, Z_{05} = 11.8628, Z_{06} = 5.9699, \\ R &= 14.1257 \end{aligned}$$

We must distribute the zeroes of the reflection coefficients to satisfy the simultaneous reactive constraints imposed by the FET. For the low-pass and the high-pass constraints, simple relationships can be derived to determine the effects of the zero distributions

A two-stage GaAs FET amplifier has been designed and is shown in Figure 7. The initial design is based on a input matching network with 2 dB/octave gain slope, an interstage matching network with 8 dB/octave slope, and an output matching network with 2 dB/octave. The input matching network is $N=6$, $N_L=1$, $N_H=2$, and $N_C=3$, with no gain reduction and ripple of 0.23 dB. The interstage network is of the same configuration but the gain reduction is 0.5 dB and ripple of 0.75 dB and the zeroes of the reflection coefficient are distributed to absorb both the input and output constraints of the FET. The output matching network is a simple $N=4$, $N_L=1$, $N_H=1$, $N_C=2$ network with no gain reduction and a ripple of 0.28 dB. The relatively high order and gain slope are necessary for the interstage network to satisfy the gain-bandwidth limitations. In addition, it is found that remodelling of the equivalent circuits are needed to take into account the effects of nonzero s_{12} of both transistors.

The element values presented in Figure 7 are for an optimized two-stage amplifiers. The optimized gain response are tabulated as follows:

Freq. (GHz)	Opt. Gain (dB)
7	13.8
8	14.2
9	13.9
10	13.7
11	14.3
12	14.0
13	13.9
14	14.0

The optimized gain is 14 dB with a maximum variation of ± 0.3 dB.


```

100 TRL AA SE      25.18      56.26  14000.00
110 SST BB PA     -143.47     42.14  14000.00
120 TRL CC SE     -97.12      45.88  14000.00
130 DST DD PA      30.65      39.57  14000.00
140 TRL EE SE     101.16     -47.32  14000.00
150 SST FF PA      82.94     -51.67  14000.00
160 TWO GG S1      50.00
170 DST HH PA  1000000.00      45.00  14000.00
180 TPL II SE      100.00      80.20  14000.00
190 TRL JJ SE     -25.86      55.85  14000.00
200 SST KK PA      115.09      50.76  14000.00
210 TRL LL SE      100.00      52.21  14000.00
220 SST MM PA      37.25      55.95  14000.00
230 EQU MN GG
240 SST OO PA  1000000.00      45.00  14000.00
250 TRL PP SE      100.00     -61.96  14000.00
260 TRL QQ SE     -28.43      44.93  14000.00
270 SST RR PA      70.74      37.62  14000.00
280 CAX AA RR
290 PRI AA S1      50.00
300 END
310 7000 14000 1000  Scattering Parameters of FET
320 END
330 .826 -88.9 1.69 100.5 .0358 37.4 .834 -19.3
340 .805 -96.5 1.56 92.6 .0375 33.2 .830 -21.4
350 .787 -103.1 1.44 85.2 .0389 29.7 .828 -23.6
360 .771 -108.9 1.34 78.3 .0399 26.6 .826 -25.7
370 .759 -114.1 1.25 71.8 .0407 23.9 .826 -27.8
380 .748 -118.6 1.16 65.6 .0412 21.5 .826 -29.9
390 .739 -122.7 1.09 59.7 .0416 19.4 .827 -31.9
400 .731 -126.3 1.03 54.1 .0419 17.5 .829 -34.0
410 END

```


References

1. D. J. Mellor and J. G. Linville, "Synthesis of Interstage Networks of Prescribed Gain vs. Frequency Slopes," *IEEE Trans. Microwave Theory and Techniques*, Vol. MTT-23, December 1975.
2. W. H. Ku, W. C. Petersen, and A. F. Podell, "Synthesis of a Class of Broadband Matching Networks for Transistor Amplifiers," *Proc. Ninth Asilomar Conference*, pp. 211-216, Pacific Grove, CA, November 2-5, 1975.
3. D. J. Mellor, "Computer-Aided Insertion-Loss Synthesis Techniques in High Frequency Amplifier Design," *Proc. Ninth Asilomar Conference*, pp. 206-210, Pacific Grove, CA, November 2-5, 1975.
4. W. H. Ku, M. E. Mokari-Bolhassan, W. C. Petersen, A. F. Podell, and B. R. Kendall, "Microwave Octave-Band GaAs FET Amplifiers," *Proc. 1975 International Microwave Symposium*, pp. 69-72, May 1975.
5. R. S. Tucker, "Gain-Bandwidth Limitations of Microwave Transistor Amplifiers," *IEEE Trans. Microwave Theory and Techniques*, Vol. MTT-21, pp. 322-327, May 1973.
- 5'. W. H. Ku and W. C. Petersen, "Optimum Gain-Bandwidth Limitations of Transistor Amplifiers as Reactively Constrained Active Two-Port Networks," *IEEE Trans. on Circuits and Systems*, Vol. CAS-22, pp. 523-533, June 1975.
6. C. A. Liechti and R. L. Tillman, "Design and Performance of Microwave Amplifiers With GaAs Schottky Gate Field-Effect Transistors," *IEEE Trans. Microwave Theory and Techniques*, Vol. MTT-22, pp. 510-517, May 1974.
7. W. H. Ku and W. C. Petersen, *Advanced Solid State Microwave Techniques*, Air Force RADC Technical Report, Contract No. F30602-74-C-0001, January 1977.



CASCADeD FET AMPLIFIER MODULE

Figure 1



BALAnCeD HIGH-GAIN FET AMPLIFIER

Figure 2

CASCADeD GaAs FET AMPLIFIER




Figure 7




Figure 3




Figure 4

INTERSTAGE MATCHING NETWORK

$$N = 6, \quad N_L = 2, \quad N_H = 2, \quad N_C = 2$$




Figure 5

INTERSTAGE MATCHING NETWORK

$$N = 6, \quad N_L = 1, \quad N_H = 2, \quad N_C = 3$$




Figure 6